A 3V 15b 157μW Cryo-CMOS DAC for Multiplexed Spin-Qubit Biasing

Luc Enthoven, Job van Staveren, Jiang Gong, Masoud Babaie, Fabio Sebastiano

20222022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)14 citationsDOI

Abstract

This paper presents a 15b cryo-CMOS DAC for multiplexed spin-qubit biasing implemented in a 22-nm FinFET process. The integrating-DAC architecture and the robust digitally-assisted high-voltage output stage enable a low power dissipation (157μW) and small area (0.08mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> ) independent of the number of biased qubits, and a 3V output range well beyond the nominal supply. This represents the first scalable solution for cryo-CMOS qubit biasing, which achieves a 1.8× better voltage resolution with a lower DNL over a 3× larger output range than the current state-of-the-art.

Topics & Concepts

BiasingCMOSMultiplexingScalabilityQubitPhysicsVoltageDissipationComputer scienceElectrical engineeringElectronic engineeringOptoelectronicsEngineeringQuantum mechanicsQuantumDatabaseAdvancements in Semiconductor Devices and Circuit DesignQuantum and electron transport phenomenaAnalog and Mixed-Signal Circuit Design