A 0.6-to-1.8V CMOS Current Reference With Near-100% Power Utilization
Luigi Fassio, Longyang Lin, Raffaele De Rose, Marco Lanuzza, Felice Crupi, Massimo Alioto
Abstract
In this brief, a current reference is proposed to introduce the new capability of operating under wide supply voltage ranges and at near-100% power utilization, as useful in resource-constrained systems such as IoT sensor nodes. Operation from near-threshold (0.6 V) to nominal voltage (1.8 V) is demonstrated. The proposed reference uniquely limits the power absorbed by the peripheral circuitry to only 0.1% of the overall power, thus utilizing 99.9% of it for the intended output current. As demonstrated in a 180-nm testchip (15 tested dice from the same manufacturing lot), the near-100% power utilization with its compact area of 4,000 μm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> allows power- and area-frugal reference current generation. At the system level, the low power and area cost allows to significantly scale up the number of instances within the same chip. This also enables more local reference generation as opposed to conventional references with centralized and shared periphery, shortening its distance from the output current delivery and hence simplifying the design aspects related to reference distribution (e.g., across-die process gradients, coupling noise).