Litcius/Paper detail

DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction

Dave Y.-W. Lin, Charles H.‐P. Wen

2020IEEE Transactions on Very Large Scale Integration (VLSI) Systems32 citationsDOI

Abstract

For the safety-critical applications such as biomedical and automobile electronics, the system failure induced by soft errors becomes a major issue of reliability. However, most of the commercial cell libraries do not include radiation-hardened components to build a safety-critical design. Therefore, a delay-adjustable D-flip-flop (DAD-FF) is proposed together with a design flow to construct a radiation-hardened system by automation. To enable such radiation-hardened design into the current design flow, DAD-FF is characterized as a general cell and compiled as a patch in the NanGate FreePDK45 bulk 45-nm open cell library, as an example. The experimental results show that DAD-FF is capable of reducing 1.3 × 1010X soft errors with respect to the standard flip-flop (STD-FF) and resisting over 99.999997% strikes of heavy ions. Meanwhile, four radiation-hardened benchmark circuits are synthesized with DAD-FF cell, and further used to prove the effectiveness against soft errors compared to a prior work, built-in soft-error resilience (BISER), with 18% area and 40% timing improvement. To sum up, DADFF is elaborated from the modeling at the device-level to the validation at the system-level and exhibits its strong robustness to soft errors.

Topics & Concepts

Soft errorRobustness (evolution)Benchmark (surveying)Flip-flopComputer scienceElectronic engineeringRadiation hardeningEngineeringCMOSTelecommunicationsBiochemistryGeographyChemistryGeneGeodesyDetectorRadiation Effects in ElectronicsSemiconductor materials and devicesVLSI and Analog Circuit Testing
DAD-FF: Hardening Designs by Delay-Adjustable D-Flip-Flop for Soft-Error-Rate Reduction | Litcius