Litcius/Paper detail

Cryo-CMOS Compact Modeling

Christian Enz, Arnout Beckers, Farzan Jazaeri

202036 citationsDOIOpen Access PDF

Abstract

This paper highlights some of the challenges faced for the modeling of MOSFET devices for operation at cryogenic temperature (CT). A special focus is given on the modeling of the threshold voltage V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">T</sub> and the subthreshold swing SS. The significant increase of V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">T</sub> at CT reduces the available overdrive voltage and therefore needs to be modeled properly. The SS saturates to a constant value below a critical temperature T <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">c</sub> of typically 40 K. This mitigates the current saving that could be expected from reducing the temperature since the transconductance for a given current does not scale inversely with 1/T below T <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">c</sub> . A correct modeling of these two phenomena is therefore key for developing an improved compact model (CM) that scales with T from RT down to CT.

Topics & Concepts

TransconductanceCMOSComputer scienceValue (mathematics)PhysicsElectrical engineeringTopology (electrical circuits)VoltageOptoelectronicsEngineeringTransistorQuantum mechanicsMachine learningAdvancements in Semiconductor Devices and Circuit DesignSemiconductor materials and devicesSilicon Carbide Semiconductor Technologies
Cryo-CMOS Compact Modeling | Litcius