Litcius/Paper detail

A 70-MS/s Vcm-free 10-bit-resolution SAR ADC with a novel DAC structure to reduce area andparasitic capacitance effect

Majid Vatan Parast Aghdami, Morteza Mousazadeh, Jafar Sobhi, Ziaddin Daei Kouzekonani

2022AEU - International Journal of Electronics and Communications15 citationsDOI

Topics & Concepts

CapacitorCapacitanceEffective number of bitsDifferential nonlinearitySpurious-free dynamic rangeSuccessive approximation ADCCMOSLeast significant bit12-bitCapacitive sensingElectronic engineeringIntegral nonlinearityMaterials scienceCapacitive couplingElectrical engineeringPhysicsOptoelectronicsConvertersComputer scienceEngineeringVoltageElectrodeQuantum mechanicsOperating systemAnalog and Mixed-Signal Circuit DesignAdvancements in Semiconductor Devices and Circuit DesignCCD and CMOS Imaging Sensors
A 70-MS/s Vcm-free 10-bit-resolution SAR ADC with a novel DAC structure to reduce area andparasitic capacitance effect | Litcius