FP-IMC: A 28nm All-Digital Configurable Floating-Point In-Memory Computing Macro
Jyotishman Saikia, Amitesh Sridharan, Injune Yeo, Shreyas Kolala Venkataramanaiah, Deliang Fan, Jae-sun Seo
Abstract
In-memory computing (IMC) provides energy-efficient solutions to deep neural networks (DNN). Most IMC designs for DNNs employ fixed-point precisions. However, floatingpoint precision is still required for DNN training and complex inference models to maintain high accuracy. There have not been float-point precision based IMC works in the literature where the float-point computation is immersed into the weight memory storage. In this work, we propose a novel floating-point precision IMC macro with a configurable architecture that supports both normal 8-bit floating point (FP8) and 8-bit block floating point (BF8) with a shared exponent. The proposed FP-IMC macro implemented in 2Snm CMOS demonstrates 12.1 TOPS/W for FPS precision and 66.6 TOPS/W for BFS precision, improving energy-efficiency beyond the state-of-the-art FP IMC macros.