First Demonstration of Top-Gate Enhancement- Mode ALD In<sub>2</sub>O<sub>3</sub> FETs With High Thermal Budget of 600 <sup>°</sup>C for DRAM Applications
Jian-Yu Lin, Zhuocheng Zhang, Zehao Lin, Chang Niu, Yizhi Zhang, Yifan Zhang, Tae-Hyun Kim, Hyejin Jang, Chang Kyung Sung, M. Hong, S. M. Lee, Taehun Lee, Min Hee Cho, Daewon Ha, Changwook Jeong, Haiyan Wang, Muhammad A. Alam, Peide D. Ye
Abstract
In this work, for the first time, we report top-gate In<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub>O<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> FETs with enhancement-mode (E-mode) operation and a high thermal budget of <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$600~^{\circ }$ </tex-math></inline-formula>C, being compatible with dynamic random-access memory (DRAM) fabrication which requires high-temperature processes (<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\gt 550~^{\circ }$ </tex-math></inline-formula>C). The robustness of In<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub>O<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> channel under high-temperature treatment is confirmed by transmission electron microscope (TEM) and good electrical characteristics of drain current of <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$350~\mu $ </tex-math></inline-formula>A/<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\mu $ </tex-math></inline-formula>m (at V<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$_{\text {DS}} =2$ </tex-math></inline-formula> V), threshold voltage (V<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$_{\text {T}}\text {)}~\sim ~1$ </tex-math></inline-formula> V, and low off-current <inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\sim ~10^{-{14}}$ </tex-math></inline-formula> A/<inline-formula xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink"> <tex-math notation="LaTeX">$\mu $ </tex-math></inline-formula>m determined by measurement detection limit in scaled devices with a channel length of 100 nm. Reliability characteristics of the devices are found to change with different process temperatures and can be explained by the proposed trap distribution model at the dielectric/In<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub>O<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> interface. This research indicates that top-gate E-mode In<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub>O<sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> FETs with high-thermal budget and ultra-low off-current could find their promise to replace single crystal silicon channel for next-generation DRAM technology.