Litcius/Paper detail

Parasitic Capacitance Modeling of Inductors Without Using the Floating Voltage Potential of Core

Hongbo Zhao, Zhan Shen, Dipen Narendra Dalal, Asger Bjørn Jørgensen, Xiongfei Wang, Stig Munk‐Nielsen, Christian Uhrenfeldt

2021IEEE Transactions on Industrial Electronics26 citationsDOIOpen Access PDF

Abstract

The analytical modeling of parasitic capacitances in inductors is commonly based on the energy-conservation law. Yet, in order to calculate the equivalent capacitances of inductors, the floating voltage potential of magnetic core is required to be preknown in all previous modeling methods. This letter proposes an analytical method for calculating the parasitic capacitances of the inductors with low-resistivity cores, which does not require any prior knowledge of the floating core potential. The proposed modeling method can be extended to the transformers as well as multiterminal magnetic devices. The experimental results verify the effectiveness of the proposed method.

Topics & Concepts

InductorParasitic capacitanceTransformerMagnetic coreCapacitanceElectronic engineeringVoltageFerrite coreElectrical engineeringParasitic extractionEngineeringInductanceComputer scienceTopology (electrical circuits)PhysicsElectromagnetic coilElectrodeQuantum mechanicsSilicon Carbide Semiconductor TechnologiesAdvanced DC-DC ConvertersElectromagnetic Compatibility and Noise Suppression
Parasitic Capacitance Modeling of Inductors Without Using the Floating Voltage Potential of Core | Litcius