Litcius/Paper detail

MoS<sub>2</sub> Transistors with 4 nm hBN Gate Dielectric and 0.46 V Threshold Voltage

Yaqing Shen, Sebastián Pazos, Wenwen Zheng, Yue Yuan, Yue Ping, Osamah Alharbi, Hang Liu, Lu Xu, Mario Lanza

2025ACS Nano14 citationsDOI

Abstract

The use of two-dimensional (2D) semiconducting materials (MoS 2, WS 2 ) as a channel in field-effect transistors may help extend Moore’s law and produce devices beyond the complementary metal-oxide-semiconductor (CMOS) technology. Traditional dielectrics used in microelectronics (SiO 2, HfO 2, Al 2 O 3 ) form a defective interface with the 2D semiconductor─because the latter does not have dangling bonds─leading to multiple device reliability issues and premature failure. Using 2D hexagonal boron nitride (hBN) as the gate dielectric sounds like a potential solution because it can form a clean van der Waals interface with the 2D semiconductor. However, its relative permittivity is only 3.6, which has raised concerns: it is believed that a MoS 2 transistor with hBN gate dielectric cannot be switched ON without the apparition of gate leakage current. Here, we show that transistors with a Pt/4 nm-hBN/MoS 2 vertical structure can exhibit ON/OFF current ratios above 10 5, low threshold voltage of 0.46 V, and low gate leakage current density ( J G ) of 10 –4 A/cm 2 . Moreover, our Pt/hBN/MoS 2 transistors show acceptable performance even after 1000 switching cycles: ON/OFF current ratio is above 10 4 and J G below 10 –4 A/cm 2 . Our study indicates that hBN may be a suitable gate dielectric for some types of nanosized MoS 2 transistors.

Topics & Concepts

Materials scienceThreshold voltageDielectricOptoelectronicsGate dielectricTransistorHigh-κ dielectricVoltageMetal gateGate oxideNanotechnologyElectrical engineeringEngineering2D Materials and ApplicationsAdvanced Memory and Neural ComputingFerroelectric and Negative Capacitance Devices
MoS<sub>2</sub> Transistors with 4 nm hBN Gate Dielectric and 0.46 V Threshold Voltage | Litcius