3D-Stacked 2T0C-DRAM Cells Using Al<sub>2</sub>O<sub>3</sub>/TiO<sub>2</sub>-Based 2DEG FETs
Xinyi Zhu, Yongjie He, Zhiqiang Wang, Hongxuan Guo, Hao Zhu
Abstract
For the first time, we propose the design and fabrication of 3D-stacked 2T0C-DRAM cells with Al <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> O <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> /TiO <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> -based 2DEG FETs as the building blocks. The robust carrier transport nature in the 2DEG channel at the Al <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> O <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> /TiO <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> interface is beneficial for steep FET switching. The design and process of the gate stack in Al <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> O <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">3</sub> /TiO <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sub> FET are optimized, and the off-state leakage is effectively suppressed (~2×10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">-17</sup> A/μm) by alleviating the over-negative V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">th</sub> issue with dual-gate manipulation. This provides fundamental basis of the excellent retention over ~400 s in 2T0C-DRAM cells. The 3D stacking process is further developed with two layers of DRAM cells showing retention time of ~30 s and ~4 s, respectively. Our results have demonstrated great potential for future low-power and high-density monolithic 3D DRAM applications.