Litcius/Paper detail

Low-Power and Area-Efficient CIM: An SRAM-based fully-digital computing-in-memory hardware acceleration processor with approximate adder tree for multi-precision sparse neural networks

Zhendong Fang, Yi Wang, Yaohua Xu

2025Microelectronics Journal8 citationsDOI

Topics & Concepts

Computer scienceAdderComputer hardwareEfficient energy useArtificial neural networkEnergy consumptionOverhead (engineering)Embedded systemMacroThroughputHardware accelerationMultiplexingComputer architectureTree (set theory)Parallel computingApplication-specific integrated circuitComputer engineeringBandwidth (computing)Energy (signal processing)CMOSElectronic engineeringMemory architectureMultiplier (economics)Content-addressable memoryParallel processingNeural Networks and ApplicationsAdvanced Memory and Neural ComputingNeural Networks and Reservoir Computing
Low-Power and Area-Efficient CIM: An SRAM-based fully-digital computing-in-memory hardware acceleration processor with approximate adder tree for multi-precision sparse neural networks | Litcius