Litcius/Paper detail

CMS phase-2 DAQ and timing hub prototyping results and perspectives

Vasileios Amoiridis, U. Behrens, A. Bocci, James Branson, Philipp Brummer, S. Cittolin, Diego Da Silva-Gomes, J Almeida, G-L Darlea, Christian Deldicque, M. Dobson, D. Gigi, Nekija Dzemaili, Maciej Gładki, F. Glege, G. Gomez Ceballos, Neven Gutić, Maxwell T. Hansen, J. Hegeman, Guillermo Izquierdo Moreno, Thomas Owen James, Carles Kishimoto, E. Leutgeb, W. Li, F. Meijers, E. Meschi, S. Morovic, L. Orsini, I. Papakrivopoulos, C. Paus, K. Peron, Andrea Petrucci, M. Pieri, Alexandros Poupakis, Ema Puljak, Dinyar Rabady, Kolyo Raychinov, A. Rácz, H. Sakulin, C. Schwick, D Simelevicius, Alan M. Stahl, J. Troska, Cristina Vazquez-Velez, P. Zejdl, V. Zokaite

2022Journal of Instrumentation11 citationsDOIOpen Access PDF

Abstract

Abstract This paper describes recent progress on the design of the DAQ and Timing Hub, or DTH, an ATCA (Advanced Telecommunications Computing Architecture) hub board intended for the phase-2 upgrade of the CMS experiment. Prototyping was originally divided into multiple feature lines, spanning all different aspects of the DTH functionality. The second DTH prototype merges all R&D and prototyping lines into a single board, which is intended to be the production candidate. Emphasis is on the process and experience in going from the first to the second DTH prototype, which included a change of the chosen FPGA as well as the integration of a commercial networking solution.

Topics & Concepts

UpgradeField-programmable gate arrayComputer scienceProcess (computing)ArchitectureData acquisitionRapid prototypingEmbedded systemEmphasis (telecommunications)Computer hardwareTelecommunicationsOperating systemEngineeringArtVisual artsMechanical engineeringEmbedded Systems Design TechniquesParticle Detector Development and PerformanceVLSI and Analog Circuit Testing
CMS phase-2 DAQ and timing hub prototyping results and perspectives | Litcius