Litcius/Paper detail

Isotropic dry etching of Si selectively to Si0.7Ge0.3 for CMOS sub-10 nm applications

Sana Rachidi, Alain Campo, V. Loup, C. Vizioz, Jean‐Michel Hartmann, S. Barnola, N. Possémé

2020Journal of Vacuum Science & Technology A Vacuum Surfaces and Films15 citationsDOIOpen Access PDF

Abstract

The fabrication of Si0.7Ge0.3 sub-10 nm nanochannels in gate-all-around devices requires a highly selective Si isotropic etching process. The etching of Si selectively to Si0.7Ge0.3 with CF4/N2/O2 downstream plasma has been investigated using various morphological and surface characterization techniques. Conditions such as 400 W microwave power, 700 mTorr pressure, 25 °C chuck temperature, and 22% CF4:22% N2:56% O2 feed gas mixture were found to be optimum for selectivity and etch rates. X-ray photoelectron spectroscopy showed that, during the etching process, a highly reactive 8 nm thick SiOxFy layer is formed on Si. Meanwhile, a 2 nm thick passivation layer is observed on SiGe. The latter is a mixture of SiOxFy and GeOxFy species that protected the alloy from etching. The process selectivity was improved by investigating different wet and dry oxidant treatments prior to etching. The dry oxidant treatment gives the best results in terms of selectivity. These results obtained on blanket wafers have been validated on pattern wafers. Scanning electron microscopy demonstrated that SiGe nanowires were fully released with a high selectivity after dry oxidation followed by the etching process.

Topics & Concepts

Materials scienceEtching (microfabrication)WaferDry etchingPassivationX-ray photoelectron spectroscopyReactive-ion etchingScanning electron microscopeSelectivityLayer (electronics)Analytical Chemistry (journal)OptoelectronicsChemical engineeringNanotechnologyComposite materialChemistryEngineeringCatalysisBiochemistryChromatographySemiconductor materials and devicesAdvancements in Semiconductor Devices and Circuit DesignNanowire Synthesis and Applications
Isotropic dry etching of Si selectively to Si0.7Ge0.3 for CMOS sub-10 nm applications | Litcius