Demonstration of Fan-out Silicon Photonics Module for Next Generation Co-Packaged Optics (CPO) Application
Bruce C. S. Chou, Brett Sawyer, Gap Youl Lyu, Erman Timurdugan, Cyriel Minkenberg, Aaron Zilkie, D. M. McCann
Abstract
This paper presents the design and demonstration of a co-packaged optical engine using Rockley’s co-designed chipsets, where the fan-out Electrical IC (EIC) substrate is flip-chip bonded to the Photonics Integrated Circuit (PIC), then socketed to the switch ASIC board. Combining fan-out, flip-chip, and socketing optimizes signal integrity and material/packaging cost for the PIC and EIC, while maximizing integration density and rework-ability of the optical engines. The proof-of-concept is realized using our 25 Gbps/ch chipset, and the testing results proved that, not only does our packaging method enable fully functional testing, its impact to the bandwidth of the chipset is negligible. Therefore, the optical engine packaging can be applied to next generation chipset without losing signal integrity and power.